Keywords
Dissertations, Academic -- Engineering and Computer Science, Engineering and Computer Science -- Dissertations, Academic, Clock gating, Digital circuits, Pipelining, Power dissipation
Abstract
Power dissipation is one of the major design issues of digital circuits. The power dissipated by a circuit affects its speed and performance. Multiplier is one of the most commonly used circuits in the digital devices. There are various types of multipliers available depending upon the application in which they are used. In the present thesis report, the importance of power dissipation in today's digital technology is discussed and the various types and sources of power dissipation have been elaborated. Different types of multipliers have been designed which vary in their structure and amount of power dissipation. The concept of pipelining is explained and the reduction in the power dissipation of the multipliers after pipelining is experimentally determined. Clock gating is a very important technique used in the design of digital circuits to reduce power dissipation. Various types of clock gating techniques have been presented as a case study. The technology used in the simulation of these circuits is 0.35µm CMOS and the simulator used is SPECTRE S.
Notes
If this is your thesis or dissertation, and want to learn how to access it or for more information about readership statistics, contact us at STARS@ucf.edu
Graduation Date
2004
Semester
Summer
Advisor
Yuan, Jiann S.
Degree
Master of Science (M.S.)
College
College of Engineering and Computer Science
Department
Electrical and Computer Engineering
Degree Program
Electrical and Computer Engineering
Format
application/pdf
Identifier
CFE0000130
URL
http://purl.fcla.edu/fcla/etd/CFE0000130
Language
English
Release Date
January 2005
Length of Campus-only Access
None
Access Status
Masters Thesis (Open Access)
Subjects
Dissertations, Academic -- Engineering and Computer Science; Engineering and Computer Science -- Dissertations, Academic
STARS Citation
Panchangam, Ranganath, "Minimization Of Power Dissipation In Digital Circuits Using Pipelining And A Study Of Clock Gating Technique" (2004). Electronic Theses and Dissertations. 147.
https://stars.library.ucf.edu/etd/147