Window-Masked Segmented Digital Clock Manager-FPGA-Based Digital Pulsewidth Modulator Technique
Abbreviated Journal Title
IEEE Trans. Power Electron.
DC-DC converters; digital control; digital power electronics; digital; pulsewidth modulators (DPWM); field programmable gate arrays; DC CONVERTERS; IMPLEMENTATION; RESOLUTION; Engineering, Electrical & Electronic
This paper presents a new digital pulsewidth modulator (DPWM) architecture for field programmable gate array (FPGA)-based systems. The design of the proposed DPWM architecture is based on fully utilizing the digital clock manager (DCM) resources available on new FPGA boards. Furthermore, this architecture will also window-mask the DCM operation to only a portion of the switching period in order to decrease power dissipation. This proposed digital modulator technique allows for higher DPWM resolution with lower power consumption, the primary barrier to high switching frequency operation. The presented technique relies on power-optimized resources already existing on new FPGAs, and benefits from the inherit phase-shifting properties of the DCM blocks, which help in simplifying the duty cycle generation. The architecture can be applied to achieve different numbers of bits for the DPWM resolution designed for different dc-dc applications. The suggested architecture is first simulated, implemented, and experimentally verified on a Virtex-4 FPGA board.
Ieee Transactions on Power Electronics
"Window-Masked Segmented Digital Clock Manager-FPGA-Based Digital Pulsewidth Modulator Technique" (2009). Faculty Bibliography 2000s. 1322.