This report discusses high speed latchup-free 0.5 µ m-channel CMOS using self-aligned TiSi2 and deep-trench isolation n-well technology. This technology of deep-trench isolation combined with the epitaxial layer eliminates many problems such as poor device to device isolation, latchup susceptibility and relatively high sheet resistance of n+ and p+ diffusion layers. Thus CMOS devices operate at a propagation delay time of 140 p with a power dissipation of 1.5mW per inverter and attain a maximum clock frequency of 700 MHZ without suffering from latchup even at a latchup trigger current of 100 mA.
Master of Science (M.S.)
College of Engineering
Length of Campus-only Access
Masters Thesis (Open Access)
Mohamedi, Faheem, "High Speed Latchup-Free CMOS Using TiSi2, N-Well, Technology" (1986). Retrospective Theses and Dissertations. 4975.