Iterative ring and power-aware design techniques for self-timed digital circuits

Keywords

Asynchronous circuits -- Design and construction; Logic circuits

Notes

This item is only available in print in the UCF Libraries. If this is your thesis or dissertation, you can help us make it available online for use by researchers around the world by downloading and filling out the Internet Distribution Consent Agreement. You may also contact the project coordinator Kerri Bottorff for more information.

Graduation Date

Fall 2003

Advisor

Yuan, Jiann S.

Degree

Doctor of Philosophy (Ph.D.)

College

College of Engineering

Department

Mechanical, Materials, and Aerospace Engineering

Format

Print

Pages

125 p.

Language

English

Length of Campus-only Access

None

Access Status

Doctoral Dissertation (Open Access)

Subjects

Dissertations, Academic -- Engineering; Engineering -- Dissertations, Academic

This document is currently not available here.

Share

COinS