Title

A Taxonomy Of High Performance Computer Architectures For Uniform Treatment Of Multiprocessor Designs

Abstract

Seven distinct configurations of shared-memory multiprocessors are defined and parameterized in terms of the number of independent interface ports to the global shared data (P), the number of ports per memory device (D), and both the number of ports supporting independent read accesses (R) and write accesses (W). The class of B-,symmetric architectures containing N processors exhibit port utilization proportional to the quantity N/P , and require physical memory capacity of size M , where M denotes the address range of the global shared-memory space. This class includes the Single-Port through N-Port memory strategies. The class of U-symmetric architectures includes the Allocated Dual-Port, the Concurrent Read Replicated, and the Read-Time Resolution Coherent memory strategies. U-symmetric architectures decrease port contention by supporting up to R+W concurrent memory transactions per cycle. However, they require physical memory capacities ranging from MN up to MN2- This taxonomy has been useful in conceptualizing a large number of machine designs in terms of a unified model requiring relatively few independent parameters. This enables incremental understanding of multiprocessor architectures by progressing through different architectural classifications in a pre-defined sequence of increasing complexity.

Publication Date

10-1-2001

Publication Title

Computers in Education Journal

Volume

11

Issue

4

Number of Pages

45-52

Document Type

Article

Personal Identifier

scopus

Socpus ID

70450066945 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/70450066945

This document is currently not available here.

Share

COinS