Evolutionary Fault Recovery In A Virtex Fpga Using A Representation That Incorporates Routing


Most evolutionary approaches to fault recovery in FPGA focus on evolving alternative logic configurations as opposed to evolving the intra-cell routing. Since the majority of transistors in a typical FPGA are dedicated to interconnect, nearly 80% according to one estimate, evolutionary fault-recovery systems should benefit by accommodating routing. In this paper, we propose an evolutionary fault-recovery system employing a genetic representation that takes into account both logic and routing configurations. Experiments were run using a software model of the Xilinx Virtex FPGA. We report that using four Virtex combinational logic blocks, we were able to evolve a 100% accurate quadrature decoder finite state machine in the presence of a stuck-at-zero fault. Evolutionary experiments with the hardware in the loop have begun and we discuss the preliminary results.

Publication Date


Publication Title

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Document Type

Article; Proceedings Paper

Personal Identifier


DOI Link


Socpus ID

84947217176 (Scopus)

Source API URL


This document is currently not available here.