Efficient VLSI Architecture for Video Transcoding
Abbreviated Journal Title
IEEE Trans. Consum. Electron.
Video transcoding; unified architecture; motion estimation and; compensation; DCT and IDCT; MATCHING MOTION ESTIMATION; TRANSFORM DOMAIN; DCT-DOMAIN; COMPENSATION; MPEG-2; IMPLEMENTATION; INVERSE; Engineering, Electrical & Electronic; Telecommunications
In this paper, we present a unified architecture that can perform Discrete Cosine Tran form (DCT), Inverse Discrete Cosine Transform (IDCT), DCT domain motion estimation and compensation (DCT-ME/MC). Our proposed architecture is a Wavefront Array-based Processor with a highly modular structure consisting of 8x8 Processing Elements (PEs). By utilizing statistical properties and arithmetic operations, it can be used as a high performance hardware accelerator for video transcoding applications. We show how different core algorithms can be mapped onto the same hardware fabric and can be executed through the pre-defined PEs. In addition to the simplified design process of the proposed architecture and savings of the hardware resources, we also demonstrate that high throughput rate can be achieved for IDCT and DCT-MC by fully utilizing the sparseness property of DCT coefficient matrix.
Ieee Transactions on Consumer Electronics
"Efficient VLSI Architecture for Video Transcoding" (2009). Faculty Bibliography 2000s. 1651.