Analytical input mapping for modelling energy dissipation of complex CMOS gates

    Authors

    J. Di; J. S. Yuan;M. Hagedorn

    Comments

    Authors: contact us about adding a copy of your work at STARS@ucf.edu

    Abbreviated Journal Title

    IEE Proc.-Circuit Device Syst.

    Keywords

    DELAY; POWER; Engineering, Electrical & Electronic

    Abstract

    Input mapping is an important step used in the equivalent inverter modelling technique to estimate energy dissipation in CMOS gates. The purpose of the input mapping is to map multiple inputs of a gate into one equivalent input to simplify the analysis process. An analytical input mapping method for all possible inputs of parallel circuit structures is presented. An application of the equivalent inverter modelling technique using this algorithm on complex CMOS gates containing feedback structures is also included. The model is verified by Cadence SPICE simulation. Very good agreement between the model predictions and simulation results is obtained.

    Journal Title

    Iee Proceedings-Circuits Devices and Systems

    Volume

    151

    Issue/Number

    4

    Publication Date

    1-1-2004

    Document Type

    Article

    Language

    English

    First Page

    294

    Last Page

    299

    WOS Identifier

    WOS:000224250100004

    ISSN

    1350-2409

    Share

    COinS