Progress in Autonomous Fault Recovery of Field Programmable Gate Arrays

    Authors

    M. G. Parris; C. A. Sharma;R. F. Demara

    Comments

    Authors: contact us about adding a copy of your work at [email protected]

    Abbreviated Journal Title

    ACM Comput. Surv.

    Keywords

    Design; Performance; Reliability; FPGA; evolvable hardware; autonomous; systems; self-test; reconfigurable architectures; FPGA LOGIC BLOCKS; RELIABILITY; METHODOLOGIES; Computer Science, Theory & Methods

    Abstract

    The capabilities of current fault-handling techniques for Field Programmable Gate Arrays (FPGAs) develop a descriptive classification ranging from simple passive techniques to robust dynamic methods. Fault-handling methods not requiring modification of the FPGA device architecture or user intervention to recover from faults are examined and evaluated against overhead-based and sustainability-based performance metrics such as additional resource requirements, throughput reduction, fault capacity, and fault coverage. This classification alongside these performance metrics forms a standard for confident comparisons.

    Journal Title

    Acm Computing Surveys

    Volume

    43

    Issue/Number

    4

    Publication Date

    1-1-2011

    Document Type

    Article

    Language

    English

    First Page

    30

    WOS Identifier

    WOS:000297145500008

    ISSN

    0360-0300

    Share

    COinS
     

    Accessibility Statement

    This item was created or digitized prior to April 24, 2027, or is a reproduction of legacy media created before that date. It is preserved in its original, unmodified state specifically for research, reference, or historical recordkeeping. In accordance with the ADA Title II Final Rule, the University Libraries provides accessible versions of archival materials upon request. To request an accommodation for this item, please submit an accessibility request form.