Determining the device width to length ratios has typically been an iterative process for the custom IC digital design engineer. After the logic design phase is complete for a particular circuit, the designer would make an educated guess at the device sizes. Then by trial and error, using SPICE or another circuit simulator, suitable sizes would be determined. Unfortunately, this approach is time consuming and the resulting sizes are often a good bit larger than they need to be to maintain a certain speed because of the lack of a rigorous sizing methodology. This paper describes a method for reducing the time in obtaining a CMOS circuit design by providing the designer with transistor sizes which yield consistent gate to gate propagation delays within a delay path. The technical justifications are developed and several test cases are synthesized to illustrate this method. Switching time accuracy is verified using SPICE and the automatically generated sizes. A program written in the Ada language to perform device sizing is discussed as well.
The ramifications of area reduction are discussed as it pertains to custom and semicustom design methodologies. Algorithms to perform area minimization are presented along with other enhancements to the program.
If this is your thesis or dissertation, and want to learn how to access it or for more information about readership statistics, contact us at STARS@ucf.edu
Petrasko, Brian E.
Master of Science (M.S.)
College of Engineering
Electrical Engineering and Communication Sciences
Written permission granted by copyright holder to the University of Central Florida Libraries to digitize and distribute for nonprofit, educational purposes.
Length of Campus-only Access
Masters Thesis (Open Access)
Dissertations, Academic -- Engineering; Engineering -- Dissertations, Academic
Amatangelo, Matthew J., "Method for Sizing MOS Transistors for VLSI" (1988). Retrospective Theses and Dissertations. 4254.
Contributor (Linked data)