Keywords
Integrated circuits; large scale integration; Logic design; Data processing
Abstract
Very Large Scale Integration (VLSI) deals with systems complexity rather than transistor size or circuit performance. VLSI design methodology is supported by Computer Aided Design (CAD) and Design Automation (DA) tools, which help VLSI designers to implement more complex and guaranteed designs. The increasing growth in VLSI complexity dictates a hierarchical design approach and the need for hardware DA tools.
This paper discusses the generalized Design Procedure for CAD circuit design; the commercial CADs offered by CALMA and the Caesar System, supported by the Berkeley design tools. A complete design of a Content Addressable Memory (CAM) cell, using the Caesar system, supported by Berkeley CAD tools, is illustrated.
Notes
If this is your thesis or dissertation, and want to learn how to access it or for more information about readership statistics, contact us at STARS@ucf.edu
Graduation Date
1983
Advisor
Petrasko, Brian E.
Degree
Master of Science (M.S.)
College
College of Engineering
Degree Program
Engineering
Format
Pages
66 p.
Language
English
Rights
Public Domain
Length of Campus-only Access
None
Access Status
Masters Thesis (Open Access)
Identifier
DP0014090
STARS Citation
Oberai, Ankush D., "Design Methodology of Very Large Scale Integration" (1983). Retrospective Theses and Dissertations. 705.
https://stars.library.ucf.edu/rtd/705
Contributor (Linked data)
University of Central Florida. College of Engineering [VIAF]
Accessibility Status
Searchable text