Title

A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration

Keywords

Bitstream manipulation; Field-programmable gate-array (FPGA) area management; FPGA run-time environments; Frame-based partial reconfiguration; Module-based partial reconfiguration

Abstract

A multilayer run-time reconfiguration architecture (MRRA) is developed for autonomous run-time partial reconfiguration of field-programmable gate-array (FPGA) devices. MRRA operations are partitioned into logic, translation, and reconfiguration layers along with a standardized set of application programming interfaces (APIs). At each level, resource details are encapsulated and managed for efficiency and portability during operation. In particular, FPGA configurations can be manipulated at runtime using on-chip resources. A corresponding logic control flow is developed for a prototype MRRA system on a Xilinx Virtex II Pro platform. The Virtex II Pro on-chip PowerPC core and block RAM are employed to manage control operations while multiple physical interfaces establish and supplement autonomous reconfiguration capabilities. Evaluations of these prototypes on a number of benchmark and hashing algorithm case studies indicate the enhanced resource utilization and run time performance of the developed approaches. © 2006 IEEE.

Publication Date

5-1-2008

Publication Title

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volume

16

Issue

5

Number of Pages

504-516

Document Type

Article

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/TVLSI.2008.917551

Socpus ID

42649145856 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/42649145856

This document is currently not available here.

Share

COinS