Title

Pmos Breakdown Effects On Digital Circuits - Modeling And Analysis

Abstract

The degradations in the pMOS device due to gate oxide breakdown introduced by voltage stress were investigated experimentally. The stress-induced shifts in gate leakage and I-V characteristics were presented. A combined Verilog-A and sub-circuit model was first time introduced and employed to simulate the pMOS breakdown behaviors. The Verilog-A model can accurately simulate the power law characteristics of breakdown gate leakage current with a fractional coefficient. With the developed model, the simulated results and the measurements have good agreements. The traditional logic circuits, such as the inverter and the latch, have been investigated through Cadence simulations with the improved models. The latch suffers from the gate oxide breakdown significantly. The NULL Convention Logic (NCL) circuit has also been examined and analyzed systematically. The results showed substitute degradations due to the pMOS gate oxide breakdown. © 2008 Elsevier Ltd. All rights reserved.

Publication Date

8-1-2008

Publication Title

Microelectronics Reliability

Volume

48

Issue

8-9

Number of Pages

1597-1600

Document Type

Article

Personal Identifier

scopus

DOI Link

https://doi.org/10.1016/j.microrel.2008.06.019

Socpus ID

50249118335 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/50249118335

This document is currently not available here.

Share

COinS