Title

A Self-Reconfigurable Platform For Scalable Dct Computation Using Compressed Partial Bitstreams And Blockram Prefetching

Keywords

Data compression; DCT; FPGA; Reconfigurable architectures; Video coding

Abstract

In this paper, we propose a self-reconfigurable platform which can reconfigure the architecture of discrete cosine transform (DCT) computations during run-time using dynamic partial reconfiguration. The scalable architecture of DCT computations can compute different numbers of DCT coefficients in a zig-zag scan order to adapt to different requirements, such as power consumption, hardware resources, and performance. We propose a configuration manager, which is implemented in the embedded processor in order to adaptively control the reconfiguration of scalable DCT architecture during run-time. In addition, we use the Lempel-Ziv-Storer-Szymanski algorithm for compression of the partial bitstreams and on-chip BlockRAM as a cache to reduce latency overhead for loading the partial bitstreams from the off-chip memory for run-time reconfiguration. A hardware module is designed for parallel reconfiguration of the partial bitstreams. The experimental results show that our approach can reduce the external memory accesses by 69% and can achieve a 400 MB/s reconfiguration rate. Detailed trade-offs of power, throughput, and quality are investigated, and used as a criterion for self-reconfiguration. © 2009 IEEE.

Publication Date

11-1-2009

Publication Title

IEEE Transactions on Circuits and Systems for Video Technology

Volume

19

Issue

11

Number of Pages

1623-1632

Document Type

Article

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/TCSVT.2009.2031464

Socpus ID

70449365489 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/70449365489

This document is currently not available here.

Share

COinS