Title

Layered Approach To Intrinsic Evolvable Hardware Using Direct Bitstream Manipulation Of Virtex Ii Pro Devices

Abstract

An integrated platform for fast genetic operators is presented to support intrinsic evolution on Xilinx Virtex II Pro Field Programmable Gate Arrays (FPGAs). Dynamic bitstream compilation is achieved by directly manipulating the bitstream using a layered design. Experimental results on a case study have shown that a full design as well as a full repair is achievable using this platform with an average time of 0.4 microseconds to perform the genetic mutation, 0.7 microseconds to perform the genetic crossover, and 5.6 milliseconds for one input pattern intrinsic evaluation. This represents a performance advantage of three orders of magnitude over JBITS and more than seven orders of magnitude over the Xilinx design tool driven flow for realizing intrinsic genetic operators on a Virtex II Pro device. © 2007 IEEE.

Publication Date

12-1-2007

Publication Title

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Number of Pages

299-304

Document Type

Article; Proceedings Paper

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/FPL.2007.4380663

Socpus ID

48149084778 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/48149084778

This document is currently not available here.

Share

COinS