Title

A Physical Resource Management Approach To Minimizing Fpga Partial Reconfiguration Overhead

Abstract

An important aspect of partial reconfiguration is reconfiguration overhead, which normally includes the run-time reconfiguration time and the static reconfiguration data storage space. Both of these costs are directly related to the size of the physical partial reconfiguration file. In this paper, the structure of partial reconfiguration bitstream file is exploited at the frame granularity level to develop a novel approach to minimize this problem. The structural features of the bitstream file are used to manage physical area resources to reduce the partial reconfiguration bitstream size. In this approach, instead of relying on the design tools' random placement, most of the logic resources are predetermined at specific physical positions based on several principles. The proposed methodology is evaluated on the Virtex II Pro platform. The result shows file sizes can be reduced up to 30% on a variety of designs compared to non-area managed configurations. The experiments also imply that even higher rates of reduction can be achieved on larger designs. © 2006 IEEE.

Publication Date

12-1-2006

Publication Title

Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006

Number of Pages

86-91

Document Type

Article; Proceedings Paper

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/RECONF.2006.307757

Socpus ID

46449090415 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/46449090415

This document is currently not available here.

Share

COinS