Title

Reconfigurable Architecture For Zqdct Using Computational Complexity Prediction And Bitstream Relocation

Keywords

Discrete cosine transforms; field-programmable gate arrays (FPGAs); reconfigurable architectures

Abstract

Due to the high computational complexity of discrete cosine transform (DCT) computation, prediction of zero quantized DCT (ZQDCT) coefficients has been extensively studied to reduce the computational complexity of DCT computation. In this letter, we propose a reconfigurable architecture to support ZQDCT computation. Twelve different modes of DCT computations including zonal coding, multiblock processing, and parallel-sequential stage mode can be performed using proposed architecture. We develop a hybrid model-based quality priority algorithm to reduce power consumption, required hardware resources, and computation time with a small quality degradation. © 2010 IEEE.

Publication Date

3-1-2011

Publication Title

IEEE Embedded Systems Letters

Volume

3

Issue

1

Number of Pages

1-4

Document Type

Article

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/LES.2010.2080660

Socpus ID

79953070789 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/79953070789

This document is currently not available here.

Share

COinS