Title

When To Stop Verification? Statistical Trade-Off Between Expected Loss And Simulation Cost

Abstract

Exhaustive state space exploration based verification of embedded system designs remains a challenge despite three decades of active research into Model Checking. On the other hand, simulation based verification of even critical embedded system designs is often subject to financial budget considerations in practice. In this paper, we suggest an algorithm that minimizes the overall cost of producing an embedded system including the cost of testing the embedded system and expected losses from an incompletely tested design. We seek to quantify the trade-off between the budget for testing and the potential financial loss from an incorrect design. We demonstrate that our algorithm needs only a logarithmic number of test samples in the cost of the potential loss from an incorrect validation result. We also show that our approach remains sound when only upper bounds on the potential loss and lower bounds on the cost of simulation are available. We present experimental evidence to corroborate our theoretical results. © 2011 EDAA.

Publication Date

5-31-2011

Publication Title

Proceedings -Design, Automation and Test in Europe, DATE

Number of Pages

1309-1314

Document Type

Article; Proceedings Paper

Personal Identifier

scopus

Socpus ID

79957562050 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/79957562050

This document is currently not available here.

Share

COinS