Process Variation Immunity Of Alternative 16Nm Hk/Mg-Based Fpga Logic Blocks

Abstract

Continued miniaturization of semiconductor technology to nanoscale dimensions has elevated reliability challenges of high density Field-Programmable Gate Arrays (FPGA) devices due to increasing impacts of Process Variation (PV). The issue is addressed herein using a systematic bottom-up analysis by determining the relative influence of PV on alternate design realizations of FPGA logic blocks. Results for conventional design structures are obtained through detailed SPICE simulations and related to structural risk features. Namely, Transmission Gate (TG) and Pass Transistor (PT) based MUX architectures for realizing Look-Up-Tables (LUTs) are compared. At threshold voltage variation σVth = 14%, PT-based designs that meet the 95% yield objective can exhibit as high delay variation as 23.3%. PV impact can be reduced to 4.9% if TG-based LUT is considered. Finally, the impact of transistor sizing is investigated as a method of mitigating PV susceptibility in FPGA structures.

Publication Date

9-28-2015

Publication Title

Midwest Symposium on Circuits and Systems

Volume

2015-September

Document Type

Article; Proceedings Paper

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/MWSCAS.2015.7282172

Socpus ID

84962052814 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/84962052814

This document is currently not available here.

Share

COinS