An event-driven hierarchical structural level simulator
Abstract
An event-driven, hierarchical, configurable, structural level simulator is designed to support instruction in logic level design and also research in si1nulator design and implementation. The Structural Level Simulator (SLS) includes the primitive operators AND, OR, INVERT, and D-LATCH. It provides for hierarchical descriptions of logic circuits in a design library environment. A preprocessor 1nerges descriptions in the design library for simulation. The simulation is event-driven and supports tin1ing level analysis at the gate level.
Notes
This item is only available in print in the UCF Libraries. If this is your thesis or dissertation, you can help us make it available online for use by researchers around the world by STARS for more information.
Graduation Date
1991
Semester
Fall
Advisor
Petrasko, Brian E.
Degree
Master of Science (M.S.)
College
College of Engineering
Department
Computer Engineering
Degree Program
Computer Systems
Format
Pages
95 p.
Language
English
Length of Campus-only Access
None
Access Status
Masters Thesis (Open Access)
Identifier
DP0029058
Subjects
Dissertations, Academic -- Engineering; Engineering -- Dissertations, Academic
STARS Citation
Lin, Wen Ya, "An event-driven hierarchical structural level simulator" (1991). Retrospective Theses and Dissertations. 3868.
https://stars.library.ucf.edu/rtd/3868
Accessibility Status
PDF accessibility verified using Adobe Acrobat Pro Accessibility Checker.