Title

Timing Margin Examination Using Laser Probing Technique

Abstract

A laser probing procedure has been developed to examine the timing margin of signal paths in complex CMOS devices. In the procedure, injected current at one of the logic gate's transistor drains increases the propagation delay of the logic gate. This occurs because increased current at the transistor drain decreases the rate of charge transfer between the logic gate and its output load. Using an indirect measurement scheme, a curve depicting laser induced propagation delay as a function of illumination is experimentally generated. This curve is then analyzed to determine whether or not the examined signal path has critical timing. This indirect measurement technique is verified by using simulation techniques.

Notes

This item is only available in print in the UCF Libraries. If this is your thesis or dissertation, you can help us make it available online for use by researchers around the world by downloading and filling out the Internet Distribution Consent Agreement. You may also contact the project coordinator Kerri Bottorff for more information.

Graduation Date

1989

Semester

Fall

Advisor

Brown, Harold K.

Degree

Master of Science (M.S.)

College

College of Engineering

Department

Electrical Engineering and Communication Sciences

Format

Print

Language

English

Length of Campus-only Access

None

Access Status

Masters Thesis (Open Access)

Subjects

Dissertations, Academic -- Engineering; Engineering -- Dissertations, Academic

This document is currently not available here.

Share

COinS