Simulation of digital circuit for testing
Semiconductor technology has made significant progress in the past two decades. As a result, manufacturers are squeezing more components onto printed circuit boards, which in turn reduces testability. The cost of testing has become a major part of the cost of developing and maintaining a system. Since the early 70's, logic simulation has evolved to become the most effective means of testing digital circuit boards. This paper will cover the major aspects of digital logic simulation. The first chapter is an introduction to the subject matter. Chapter two presents the basic principles of digital testing. Chapt~r three covers the logic model elements. Chapter four discusses the rules associated with modeling and simulating faults. Chapter five considers the techniques of test pattern generation. A concluding remark assesses the future direction of digital testing. A digital logic simulation example model which includes a circuit diagram, the computer model, the stimulus/response patterns, pattern/pin-to-faultisolation- set cross reference table, a fault isolation set table, a node detection statistics table, and a fault isolation statistics table are provided in the Appendices.
This item is only available in print in the UCF Libraries. If this is your thesis or dissertation, you can help us make it available online for use by researchers around the world by downloading and filling out the Internet Distribution Consent Agreement. You may also contact the project coordinator Kerri Bottorff for more information.
Walker, Robert L.
Master of Science (M.S.)
College of Engineering
Electrical Engineering and Communication Sciences
Length of Campus-only Access
Masters Thesis (Open Access)
Dissertations, Academic -- Engineering; Engineering -- Dissertations, Academic
Wong, Chee Hing, "Simulation of digital circuit for testing" (1989). Retrospective Theses and Dissertations. 4249.