The graphics generator hardware is an important component of flight-training simulators. The function of this hardware is to generate 3D perspective images at rates of 30 frames per second to produce realistic out-ofwindow scenes viewed by the crew under training. Within most graphics generator hardware are array processors which achieve high computation throughput necessary to generate real-time processing. The function of the array processors is to transform, clip, rotate and perspective project the data base into screen coordinates for use by the graphic generator. A FIMD (few instructions multiple data) systolic architecture is proposed to achieve high computational throughput that is required of the array processor. The proposed systolic architecture will implement graphic transformations. A software simulation of the proposed architecture was done to resemble the operations, functions, and communication protocols of a graphic array processor in a Computer Image Generation System. Finally, a comparison was done with the FIMD systolic architecture implementation and another existing graphic processor in terms of speed, versatility, and cost.
If this is your thesis or dissertation, and want to learn how to access it or for more information about readership statistics, contact us at STARS@ucf.edu
Papadourakis, George M.
Master of Science (M.S.)
College of Engineering
Length of Campus-only Access
Masters Thesis (Open Access)
Dissertations, Academic -- Engineering; Engineering -- Dissertations, Academic
Murray, Aimee A., "Design of a Systolic Architecture to Implement Graphic Transforms" (1988). Retrospective Theses and Dissertations. 4320.