Multiprocessors -- Computer simulation
A simulation of an alternate implementation of a redundant busing network based on the Teradata Ynet architecture is presented. An overview of the Teradata DBC/1012 data base parallel processing computer including the Ynet, an active logic busing network, is given. Other multiprocessor busing networks are examined and compared to the standard Ynet and the alternate Ynet.
In the standard Ynet system, two networks, called Ynets, process message packets concurrently. When one of the Ynet paths fails, the system is reset. The remaining Ynet path restarts using the previously interrupted packets and processing continues without the aid of the failed Ynet. In the implementation presented here, the two busing networks process the message packets in parallel. Now, when one of the Ynet paths fails, the other continues processing the packets without interruption. This implementation can be referred to as a parallel Ynet.
The advantages and disadvantages of the parallel Ynet are discussed and suggestions for further research are given. Listings and sample outputs are included in the appendices.
If this is your thesis or dissertation, and want to learn how to access it or for more information about readership statistics, contact us at STARS@ucf.edu
Myler, Harley R.
Master of Science (M.S.)
College of Engineering
Length of Campus-only Access
Masters Thesis (Open Access)
LeBlanc, Julie Nadeau, "Implementation of a Parallel Ynet Architecture" (1987). Retrospective Theses and Dissertations. 5030.
Contributor (Linked data)
Myler, Harley R., 1953- [VIAF]