Title

K-Ary N-Cube Based Off-Chip Communications Architecture For High-Speed Packet Processors

Abstract

A k-ary n-cube interconnect architecture is proposed, as an off-chip communications architecture for line cards, to increase the throughput of the currently used memory system. The k-ary n-cube architecture allows multiple packet processing elements on a line card to access multiple memory modules. The main advantage of the proposed architecture is that it can sustain current line rates and higher while distributing the load among multiple memories. Moreover, the proposed interconnect can scale to adopt more memories and/or processors and as a result increasing the line card processing power. Our results portray that k-ary n-cube sustained higher incoming traffic load while keeping latency lower than its shared-bus competitor. © 2005 IEEE.

Publication Date

12-1-2005

Publication Title

Midwest Symposium on Circuits and Systems

Volume

2005

Number of Pages

1903-1906

Document Type

Article; Proceedings Paper

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/MWSCAS.2005.1594497

Socpus ID

33847154739 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/33847154739

This document is currently not available here.

Share

COinS