Title
Self-Resetting Stage Logic Pipelines
Keywords
Asynchronous; Clockless; Pipeline; Self-resetting
Abstract
In this paper, we present a novel synchronization approach to support data flow in clockless designs using single-rail encoding. This approach is based on self-resetting stage logic in which a pipeline stage resets itself before starting the next execution cycle. As such, a stage goes through a reset phase when its output is null, and an evaluate phase when its output is the result of the evaluation of its inputs. To insure correct operation, a pipeline stage is ready to absorb inputs from a previous stage if it is in the reset phase. As a result, data flow from one stage to another when the preceding stage is in the evaluate phase while the following stage is in the reset phase. To support this data flow, a latch-based synchronization mechanism is proposed. This mechanism yields an efficient and simple uni-directional handshaking scheme between stages that allows for easy implementation. This handshaking scheme is extended to handle the join and forks of data flows encountered in non-linear pipelines. A concept design of a four-bit 16-stage pipeline is presented to illustrate the inner workings of self-resetting stage logic and its data-flow synchronization mechanism. The pipeline performance is examined through a detailed signal timing analysis. This analysis reveals some insights on how the duration of the evaluate phase gradually increases while the duration of the reset phase and the latch enable gradually decreases toward the left stages of the pipeline. This gradual decrease in the duration of the enable of the latches between stages is used to derive a bound on the maximum possible depth of the pipeline.
Publication Date
1-1-2004
Publication Title
Proceedings of the ACM Great Lakes Symposium on VLSI
Number of Pages
174-177
Document Type
Article; Proceedings Paper
Personal Identifier
scopus
DOI Link
https://doi.org/10.1145/988952.988995
Copyright Status
Unknown
Socpus ID
2942691556 (Scopus)
Source API URL
https://api.elsevier.com/content/abstract/scopus_id/2942691556
STARS Citation
Ejnioui, Abdel and Alsharqawi, Abdelhalim, "Self-Resetting Stage Logic Pipelines" (2004). Scopus Export 2000s. 5715.
https://stars.library.ucf.edu/scopus2000/5715