Title

Designing Digital Circuits For Fpgas Using Parallel Genetic Algorithms (Wip)

Keywords

Circuit synthesis; Evolvable hardware; FPGA; Multicore computing; Parallel genetic algorithms

Abstract

Multicore processors are becoming common whereas current genetic algorithm-based implementation techniques for synthesizing Field Programmable Gate Array (FPGA) circuits do not fully exploit this hardware trend. Genetic Algorithm (GA) based techniques are known to optimize multiple objectives, and automate the process of digital circuit design. In this paper, parallel GA algorithms are proposed for the synthesis of digital circuits for LUT-based FPGA architectures. Parallel modes of the GA such as Master-Slave and the Island model are compared to see which scheme results in better speedup and quicker convergence for effective utilization of current multicore hardware. Speedup of about five over the sequential single-threaded implementation is achieved with both the schemes on a six-core machine. Convergence is also found in fewer number of generations. The methods described here-in can be employed in Evolvable Hardware Systems as well as FPGA CAD tools.

Publication Date

12-1-2012

Publication Title

Simulation Series

Volume

44

Issue

4 BOOK

Number of Pages

140-145

Document Type

Article; Proceedings Paper

Personal Identifier

scopus

Socpus ID

84876503825 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/84876503825

This document is currently not available here.

Share

COinS