Title

Intrinsic Evolvable Hardware Platform For Digital Circuit Design And Repair Using Genetic Algorithms

Keywords

Autonomous fault recovery; Direct bitstream manipulation; Evolvable hardware; Intrinsic fitness evaluation; Partial crossover operators

Abstract

A hardware/software platform for intrinsic evolvable hardware is designed and evaluated for digital circuit design and repair on Xilinx Field Programmable Gate Arrays (FPGAs). Dynamic bitstream compilation for mutation and crossover operators is achieved by directly manipulating the bitstream using a layered framework. Experimental results on a case study have shown that benchmark circuit evolution from an unseeded initial population, as well as a complete recovery of a stuck-at fault is achievable using this platform. An average of 0.47 μs is required to perform the genetic mutation, 4.2 μs to perform the single point conventional crossover, 3.1 μs to perform Partial Match Crossover (PMX) as well as Order Crossover (OX), 2.8 μs to perform Cycle Crossover (CX), and 1.1 ms for one input pattern intrinsic evaluation. These represent a performance advantage of three orders of magnitude over the JBITS software framework and more than seven orders of magnitude over the Xilinx design tool driven flow for realizing intrinsic genetic operators on Xilinx Virtex Family devices. © 2012 Elsevier B.V.

Publication Date

8-1-2012

Publication Title

Applied Soft Computing Journal

Volume

12

Issue

8

Number of Pages

2470-2480

Document Type

Article

Personal Identifier

scopus

DOI Link

https://doi.org/10.1016/j.asoc.2012.03.032

Socpus ID

84861851541 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/84861851541

This document is currently not available here.

Share

COinS