Title

Characterization Of Nanowire Devices Under Electrostatic Discharge Stress Conditions

Abstract

Discussed in this chapter is the electrostatic discharge (ESD) as the pervasive threat from fabrication, packaging to assembly operation of IC. The ESD robustness of the gate-all-around Silicon nanowire FETs and poly-Si nanowire thin-film FETs is characterized and compared with other types of FETs including bulk/SOI FinFETs and MOSFETs. The ESD performance is specified in terms of the figures of merit such as the failure current, trigger voltage, on-state resistance, leakage current, and failure current density, etc. By using these figures of merits, the ESD performance of nanowire FETs is characterized as a function of gate length, channel shape and material, operation modes (bipolar or diode), process variation, and layout topologies. Moreover, the failure mechanism of nanowire FETs subject to ESD stresses is investigated by means of electrical characterization, optical microscopic observation, and failure analysis. Finally, the optimal nanowire structure and design window are proposed in the light of the ESD performance evaluations presented.

Publication Date

7-1-2014

Publication Title

Nanowire Field Effect Transistors: Principles and Applications

Volume

9781461481249

Number of Pages

129-151

Document Type

Article; Book Chapter

Personal Identifier

scopus

DOI Link

https://doi.org/10.1007/978-1-4614-8124-9_6

Socpus ID

84929667837 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/84929667837

This document is currently not available here.

Share

COinS