Title

Security Interrogation And Defense For Sar Analog To Digital Converter

Keywords

Analog to digital converter; Defense circuit; Hardware trojan; Low power design

Abstract

Nowadays, the analog and mixed-signal intellectual property (IP) cores play an important role in system on chip (SoC) design due to their capabilities in performing critical functions. These IPs can be the target of adversaries similar to their digital counterparts. In this work, we study the security aspects of a tunnel field effect transistor (TFET)-based six-bit successive approximation register (SAR) analog to digital converter (ADC) through proposing two threats and two countermeasures that target the output signals of the ADC datapath and its control unit. The datapath-based threat manipulates the exiting signals from the register file, and its countermeasure attempts to filter the ADC output based on the convention of having ±1 least significant bit variation (at maximum) between the adjacent sampled data points. The control-based threat manipulates the exiting signals from the control unit, and its countermeasure is a trustworthy replication of a part of the ADC circuit that is used to provide reference data for security examination and output filtering.

Publication Date

6-17-2017

Publication Title

Electronics (Switzerland)

Volume

6

Issue

2

Document Type

Article

Personal Identifier

scopus

DOI Link

https://doi.org/10.3390/electronics6020048

Socpus ID

85024106582 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/85024106582

This document is currently not available here.

Share

COinS