Title

Hybrid Polymorphic Logic Gate With 5-Terminal Magnetic Domain Wall Motion Device

Keywords

domain wall motion; magnetic tunnel junction; Polymorphic gate; secured computing; spintronics

Abstract

In this paper, a key-controlled hybrid spin-CMOS polymorphic logic gate using a novel 5 terminal magnetic domain wall motion device is proposed. The proposed hybrid polymorphic gate is able to perform a full set of 2-input Boolean logic functions (i.e. AND/NAND, OR/NOR, NOT, XOR/XNOR) by configuring the applied keys. The SPICE device-circuit co-simulation indicates that a full adder design using our proposed polymorphic logic gate shows 74.23% power reduction and 7.14% transistor count reduction compared with traditional CMOS full adder design. Our proposed polymorphic gate could be a promising hardware security primitive to address IC counterfeiting or reverse engineering by logic locking and polymorphic transformation. To summarize, by providing zero leakage power, low dynamic power consumption, compactness and polymorphism to logic circuits, our proposed design can thrive a new paradigm for future power efficient and secured computing platform.

Publication Date

7-20-2017

Publication Title

Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI

Volume

2017-July

Number of Pages

152-157

Document Type

Article; Proceedings Paper

Personal Identifier

scopus

DOI Link

https://doi.org/10.1109/ISVLSI.2017.35

Socpus ID

85027245027 (Scopus)

Source API URL

https://api.elsevier.com/content/abstract/scopus_id/85027245027

This document is currently not available here.

Share

COinS